Add missing addressing mode for ld1rq and ldnt1

The macro assembler did not directly support scalar-plus-scalar addressing mode
for ld1rq and ldnt1 SVE instructions, and would fall back to a two instruction
sequence instead. Fix this, and add tests for the single-instruction modes.