Fix fcvtn/fcvtxn when dst == src

In fcvt(x)n simulation, when the destination and source registers aliased,
source elements would be overwritten before they were read and converted. Fix
this and add a regression test.