Skip to content
Commit bf0a8004 authored by Qiang Yu's avatar Qiang Yu Committed by Bjorn Andersson
Browse files

clk: qcom: gcc-x1e80100: Fix halt_check for pipediv2 clocks



The pipediv2_clk's source from the same mux as pipe clock. So they have
same limitation, which is that the PHY sequence requires to enable these
local CBCs before the PHY is actually outputting a clock to them. This
means the clock won't actually turn on when we vote them. Hence, let's
skip the halt bit check of the pipediv2_clk, otherwise pipediv2_clk may
stuck at off state during bootup.

Cc: stable@vger.kernel.org
Fixes: 161b7c40 ("clk: qcom: Add Global Clock controller (GCC) driver for X1E80100")
Suggested-by: default avatarMike Tipton <quic_mdtipton@quicinc.com>
Signed-off-by: default avatarQiang Yu <quic_qianyu@quicinc.com>
Reviewed-by: default avatarKonrad Dybcio <konradybcio@kernel.org>
Reviewed-by: default avatarJohan Hovold <johan+linaro@kernel.org>
Link: https://lore.kernel.org/r/20241011104142.1181773-6-quic_qianyu@quicinc.com


Signed-off-by: default avatarBjorn Andersson <andersson@kernel.org>
parent e02bfea4
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment