Skip to content
Commit 8155ae48 authored by Anitha Raj's avatar Anitha Raj
Browse files

SME Matmul Micro-kernel F16 <- (QSI8D32) LHS x (QAI4C32) RHS



    * Matrix multiplication (MxN) micro-kernels to compute the matrix multiplication of dynamically quantized symmetric signed 8-bit integer with per-block quantization (QSI8D32) LHS matrix and quantized asymmetric 4-bit signed integer with per-block quantization (QAI4C32) RHS matrix and the accumulation of the result into a half-precision (F16) output, optimized for SME2 technology

Signed-off-by: Anitha Raj's avatarAnitha Raj <anitha.raj@arm.com>
parent e6be1984
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment