Skip to content
Commit 960a12b3 authored by Hadi Asyrafi's avatar Hadi Asyrafi
Browse files

intel: agilex: Clear PLL lostlock bypass mode 



To provide glitchless clock to downstream logic even if clock toggles

Signed-off-by: default avatarHadi Asyrafi <muhammad.hadi.asyrafi.abdul.halim@intel.com>
Change-Id: I728d64d0ba3b4492125bea5b0737fc83180356f1
parent d1b6013d
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment