Skip to content
Commit 6a655a85 authored by Andrew F. Davis's avatar Andrew F. Davis
Browse files

ti: k3: common: Do not disable cache on TI K3 core powerdown



Leave the caches on and explicitly flush any data that
may be stale when the core is powered down. This prevents
non-coherent interconnect access which has negative side-
effects on AM65x.

Signed-off-by: default avatarAndrew F. Davis <afd@ti.com>
parent 0a09313e
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment