- Jul 15, 2021
-
-
Nate DeSimone authored
Signed-off-by:
Nate DeSimone <nathaniel.l.desimone@intel.com> Co-authored-by:
Isaac Oram <isaac.w.oram@intel.com> Co-authored-by:
Mohamed Abbas <mohamed.abbas@intel.com> Cc: Chasel Chiu <chasel.chiu@intel.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Isaac Oram <isaac.w.oram@intel.com> Cc: Mohamed Abbas <mohamed.abbas@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Eric Dong <eric.dong@intel.com> Cc: Michael Kubacki <Michael.Kubacki@microsoft.com> Acked-by:
Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
Nate DeSimone authored
Signed-off-by:
-
- Jul 13, 2021
-
-
Building with Clang showed that `RootComplexCount` and `DeviceIdMappingArrayCount` were unused. Use the variables where they were intended to be used. Signed-off-by:
Joey Gouly <joey.gouly@arm.com> Reviewed-by:
Sami Mujawar <sami.mujawar@arm.com>
-
- Jul 09, 2021
-
-
Chasel Chiu authored
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3484 Fixed the build failure of this package. Cc: Nate DeSimone <nathaniel.l.desimone@intel.com> Cc: Sai Chaganty <rangasai.v.chaganty@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Isaac Oram <isaac.w.oram@intel.com> Signed-off-by:
Chasel Chiu <chasel.chiu@intel.com> Reviewed-by:
Sai Chaganty <rangasai.v.chaganty@intel.com>
-
Chasel Chiu authored
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3484 Fixed the build failure of this package. Cc: Nate DeSimone <nathaniel.l.desimone@intel.com> Cc: Sai Chaganty <rangasai.v.chaganty@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Isaac Oram <isaac.w.oram@intel.com> Signed-off-by:
-
- Jul 08, 2021
-
-
Michael Kubacki authored
REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3033 Adds several libraries and modules to the MinPlatformPkg build that are currently missing. Cc: Chasel Chiu <chasel.chiu@intel.com> Cc: Nate DeSimone <nathaniel.l.desimone@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Eric Dong <eric.dong@intel.com> Signed-off-by:
Michael Kubacki <michael.kubacki@microsoft.com> Reviewed-by:
-
- Jul 07, 2021
-
-
devel@edk2.groups.io authored
Add gEfiTcg2ProtocolGuid to Depex REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3472 Cc: Jiewen Yao <jiewen.yao@intel.com> Cc: Ray Ni <ray.ni@intel.com> Cc: Rangasai V Chaganty <rangasai.v.chaganty@intel.com> Cc: Qi Zhang <qi1.zhang@intel.com> Signed-off-by:
Qi Zhang <qi1.zhang@intel.com> Reviewed-by:
-
- Jul 05, 2021
-
-
The Arm reference design platforms support only AArch64 mode for StandaloneMM execution context. So cleanup the existing build options specified for StandaloneMM. Signed-off-by:
Omkar Anand Kulkarni <omkar.kulkarni@arm.com> Signed-off-by:
Pranav Madhu <pranav.madhu@arm.com>
Reviewed-by: Thomas Abraham <thomas.abraham@arm.com> Reviewed-by:
-
Define and use the global macro LPI_EN and CPPC_EN to enable low power idle and CPPC support for reference design platforms. Update platform wide _OSC control method to enable/disable low power idle and CPPC support based on pcd PcdOscLpiEnable and PcdOscCppcEnable. The pcds are controlled by the global macros LPI_EN and CPPC_EN. Signed-off-by:
Pranav Madhu <pranav.madhu@arm.com>
Reviewed-by: -
Define and use the global macro ENABLE_GOP to enable the use of the Graphics Output Protocol (GOP). Enabling this macro allows GOP protocol to be used for display on the HDLCD controller of the platform. This macro is set to false by default for the all supported platforms. Signed-off-by:
Pranav Madhu <pranav.madhu@arm.com>
Reviewed-by: -
Add ACPI Generic Event Device (GED) support for Arm's reference design platforms. The SP804 dual-timer interrupt is used as the event source for GED. Signed-off-by:
Pranav Madhu <pranav.madhu@arm.com>
Reviewed-by: -
The HW-Reduced ACPI model has specific requirements for GPIO controllers. Arm's reference design Platforms has PrimeCell GPIO (PL061) integrated in the RoS subsystem to provide GPIO support. Add GPIO device entry and also add GPIO signalled ACPI event template for reference. Signed-off-by:
Pranav Madhu <pranav.madhu@arm.com>
Reviewed-by:
-
- Jun 12, 2021
-
-
Sunny Wang authored
This change is based on edk2-platforms-raspberrypi-pl011-bth-noflow.diff in https://github.com/worproject/RPi-Bluetooth-Testing/ with the modifications and additional changes below for enabling Bluetooth and serial port (Mini UART) in Windows IOT. - Remove RPIQ connection for BT_ON/OFF in Uart.asl because it is useless. The firmware already turns on the Bluetooth by default. - Move the GPIO pin muxing stuff from Uart.asl to ConfigDxe driver. Testing Done: - Successfully booted Windows Windows 10 IOT (20279.1) on SD (made by WOR) with the RPi-Windows-Drivers release ver 0.5 downloaded from https://github.com/worproject/RPi-Windows-Drivers/releases and checked that both Bluetooth and serial port (Mini UART) can work fine. - Successfully booted VMware ESXi-Arm Fling v1.3 with only serial console connection (PL011 UART). Signed-off-by:
Sunny Wang <sunny.wang@arm.com> Reviewed-by:
Pete Batard <pete@akeo.ie> Tested-by:
-
Sunny Wang authored
Make the changes below for making it clearer. - Rename GpioPinSet() to GpioPinConfigure() - Rename parameter Val to Config and change its type to BOOLEAN Signed-off-by: -
Sunny Wang authored
Changes: 1. Add code to ConfigDxe driver and AcpiTables module to dynamically build either Mini UART or PL011 UART info in ACPI. This also fixes the issue discussed in https://github.com/pftf/RPi4/issues/118 . 2. Cleanup by moving duplicate Debug Port 2 table related defines and structures to a newly created header file (RpiDebugPort2Table.h). Testing Done: - Booted to UEFI shell and use acpiview command to check the result of the different UART settings in config.txt (enabling either Mini UART or PL011) and SPCR, DBG2 tables and device BTH0 are dynamically changed as expected. Signed-off-by:
-
- Jun 11, 2021
-
-
Michael D Kinney authored
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3452 Update SmBusSendByte() to write value to Command Register instead of Host Data registers. Cc: Nate DeSimone <nathaniel.l.desimone@intel.com> Signed-off-by:
-
Michael D Kinney authored
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3451 Update SmBusSendByte() to write value to Command Register instead of Host Data registers. Cc: Chasel Chiu <chasel.chiu@intel.com> Cc: Nate DeSimone <nathaniel.l.desimone@intel.com> Signed-off-by:
-
Michael D Kinney authored
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3450 Update SmBusSendByte() to write value to Command Register instead of Host Data registers. Cc: Chasel Chiu <chasel.chiu@intel.com> Cc: Sai Chaganty <rangasai.v.chaganty@intel.com> Signed-off-by:
-
- Jun 07, 2021
-
-
As per ACPI specification, only the head of the list needs to be listed as a resources by a processor node, as cache node itself contains a link to the next level of cache. Signed-off-by:
Chandni Cherukuri <chandni.cherukuri@arm.com> Reviewed-by:
Chris Jones <christopher.jones@arm.com> Reviewed-by:
-
Arm now provides the latest gcc toolchains for aarch64 and arm: the Linaro page that was linked to no longer exists. Signed-off-by:
Rebecca Cran <rebecca@nuviainc.com> Reviewed-by:
Leif Lindholm <leif@nuviainc.com> Reviewed-by:
-
The repo with the Visual Studio support no longer exists. fiptool from the prebuilt_tools repo doesn't work due to a missing dependency on libcrypto.so.1.0.0, so tell users to build it from the trusted-firmware-a repo instead. There's a newer version of fvp-uefi.zip that was released in 2020. Signed-off-by:
Rebecca Cran <rebecca@bsdio.com> Reviewed-by:
-
Mingyue Liang authored
Currently script Python interpreter is inconsistent with the interpreter specified by Python home. This patch is to change pythonhome to sys.executable. Signed-off-by:
MingYue Liang <mingyuex.liang@intel.com> Cc: Yuwei Chen <yuwei.chen@intel.com> Cc: Bob Feng <bob.c.feng@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Reviewed-by:
Bob Feng <bob.c.feng@intel.com>
-
- Jun 02, 2021
-
-
Enable the use of UEFI secure boot for Arm's Neoverse reference design platforms. The UEFI authenticated variable store uses NOR flash 2 which is accessible from Standalone MM context residing in a secure partition. Signed-off-by:
Sayanta Pattanayak <sayanta.pattanayak@arm.com> Reviewed-by:
-
Add the NorFlashPlatformLib library instance that can be linked with MM_STANDALONE modules that implement a secure variable storage. The third instance of the NOR flash is used as the non-volatile storage. Signed-off-by:
-
The RD-N2 platform has a different memory map from that of the other platforms supported under the SgiPkg. To enable the use of StandaloneMM as a secure partition on RD-N2 platform, refactor the existing StandaloneMM platform description file. The differing portions are split into two different files and the rest of the platform description file is converted into a include file. Signed-off-by:
-
Sheng Wei authored
Add queued invalidation interface support for VTd core driver. For software to invalidate the various caching structures, the architecture supports the following two types of invalidation interfaces. 1. Register-based invalidation interface 2. Queued invalidation interface. BIOS shall check VER_REG to determine if register based invalidation can be used. Only for Major Version 6 or lower can support register based invalidation. For any version newer than that should use queue invalidation interface instead. REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3366 Signed-off-by:
Sheng Wei <w.sheng@intel.com> Cc: Jenny Huang <jenny.huang@intel.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Cc: Ray Ni <ray.ni@intel.com> Cc: Rangasai V Chaganty <rangasai.v.chaganty@intel.com> Reviewed-by:
Jenny Huang <jenny.huang@intel.com>
-
Marcin Wojtas authored
Apply multiple fixes to the Marvell RealTimeClockLib wakeup library callbacks. LibGetWakeupTime: * Add input parameters validation * Fix 'Pending' value check LibSetWakeupTime: * Allow disabling the wakeup timer regardless the input 'Time' value * Use more generic 'Time' value verification, which is more strict than the replaced custom one. * Use proper alarm mask for 'Pending' signalling With above the ACS3.0 FWTS and SCT timer tests pass cleanly. Signed-off-by:
Marcin Wojtas <mw@semihalf.com> Reviewed-by:
Ard Biesheuvel <ardb@kernel.org>
-
