arm-bsp-extras/scp/rd-aspen: Modify SI sysctrl register CL0 visibility

Write access to the SI SCR programming is limited at
boot time [protection against accidental software faults,
e.g. a rogue pointer dereferencing turning ECC off or
turning debug on]

Signed-off-by: Musa Antike <musa.antike@arm.com>