Skip to content
Commit de778115 authored by Ley Foon Tan's avatar Ley Foon Tan Committed by Marek Vasut
Browse files

arm: socfpga: Restructure clock manager driver



Restructure clock manager driver in the preparation to support A10.
Move the Gen5 specific code to _gen5 files.

- Change all uint32_t to u32 and change to use macro BIT(n) for bit shift.
- Check return value from wait_for_bit(). So change return type to int for
  cm_write_with_phase() and cm_basic_init().

Signed-off-by: default avatarLey Foon Tan <ley.foon.tan@intel.com>
parent fa8967cf
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment